



# UNITED STATES PATENT AND TRADEMARK OFFICE

*apv*

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/014,584	12/14/2001	Tomoyuki Furuhashi	15.57/6348	2011
7590 10/07/2003 KONRAD RAYNES VICTOR & MANN, LLP Suite 210 315 South Beverly Drive Beverly Hills, CA 90212			EXAMINER MANDALA, VICTOR A	
			ART UNIT 2826	PAPER NUMBER

DATE MAILED: 10/07/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/014,584

Applicant(s)

FURUHATA, TOMOYUKI

Examiner

Victor A Mandala Jr.

Art Unit

2826

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 23 July 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-31 is/are pending in the application.
- 4a) Of the above claim(s) 4,6-9,12-17,21,22,27 and 31 is/are withdrawn from consideration.
- 5) ☒ Claim(s) 11 is/are allowed.
- 6) ☒ Claim(s) 1-3,5,10,18-20,23-25 and 28-30 is/are rejected.
- 7) ☒ Claim(s) 26 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

**DETAILED ACTION**

***Claim Rejections - 35 USC § 112***

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

1. Claim 24 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 24 recites the limitation the semiconductor layer. There is insufficient antecedent basis for this limitation in the claim.

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 10, 20, 25, 29, and 30 are rejected under 35 U.S.C. 102(e) as being anticipated by

U.S. Patent Publication No. 2003/0031068 Yuan et al.

Art Unit: 2826

2. Referring to claim 10, a semiconductor device having a non-volatile memory transistor, comprising a non-volatile memory transistor including a semiconductor layer, (Figure 3 #45), a floating gate, (Figure 3 #56), disposed above the semiconductor layer, (Figure 3 #47), and a control gate, (Figure 4 #82), formed to extend above a portion of the floating gate, (Figure 4 #56), wherein a conduction layer, (Figure 3 #93), is provided vertically above the floating gate, (Figure 4 #56), at least in a region where the control gate, (Figure 4 #45), is not disposed vertically above the floating gate, (Figure 4 #56).
3. Referring to claim 20, a semiconductor device having a non-volatile memory transistor, further comprising: a first dielectric layer, (Figure 4 #111), that defines a gate dielectric layer, (Figure 4 #111), disposed between the semiconductor layer, (Figure 3 #45), and the floating gate, (Figure 4 #56); a second dielectric layer, (Figure 4 #121), that contacts at least a part of the floating gate, (Figure 4 #56), and is capable of functioning as a tunneling dielectric layer, (Figure 4 #121); and an impurity diffusion layer that forms a source, (Figure 5 #74), and drain regions, (Figure 5 #74), formed in the semiconductor layer, (Figure 3 #45).
4. Referring to claim 25, a method for manufacturing a semiconductor device having a non-volatile memory transistor, comprising: forming a floating gate, (Figure 3 #56), above a semiconductor layer, (Figure 3 #45); forming a control gate, (Figure 3 #82), that extends above a portion of the floating gate, (Figure 3 #56); and forming a conduction layer, (Figure 3 #93), vertically above the floating gate, (Figure 4 #56), at least in a region where the control gate, (Figure 4 #82), is not disposed vertically above the floating gate, (Figure 4 #56).
5. Referring to claim 29, semiconductor device having a non-volatile memory transistor, comprising a non-volatile memory transistor including a semiconductor layer, (Figure 3 #45), a

Art Unit: 2826

floating gate, (Figure 3 #56), disposed above the semiconductor layer, (Figure 3 #45), and a control gate, (Figure 3 #82), formed above the floating gate, (Figure 3 #56), wherein a conductive material, (Figure 4 #91), is positioned vertically above the floating gate, (Figure 4 #56), at least in a region where the control gate, (Figure 4 #82), is not disposed vertically above the floating gate, (Figure 4 #56).

6. Referring to claim 30, method for manufacturing a semiconductor device having a non-volatile memory transistor, comprising: forming a floating gate, (Figure 3 #56), above a semiconductor layer, (Figure 3 #45); forming a control gate, (Figure 3 #82), above the floating gate, (Figure 3 #56), providing a conductive material, (Figure 3 #93), above the non-volatile memory transistor, and wherein the conductive material, (Figure 3 #93), is formed vertically above the floating gate, (Figure 4 #56), at least in a region where the control gate, (Figure 4 #82), is not disposed vertically above the floating gate, (Figure 4 #56).

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-3, 5, 18-19, 23-24, & 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent Publication No. 2003/0031068 Yuan et al.

Art Unit: 2826

7. Referring to claim 1, a semiconductor device having a non-volatile memory transistor, comprising: a semiconductor layer, (Figure 3 #45); a floating gate, (Figure 3 #56), disposed over the semiconductor layer, (Figure 3 #45), through a first dielectric layer as a gate dielectric layer, (Figure 4 #111); a second dielectric layer, (Figure 4 #121), that contacts at least a part of the floating gate, (Figure 3 #56), and is capable of functioning as a tunneling dielectric layer; a control gate, (Figure 4 #82), formed over the second dielectric layer, (Figure 4 #121); and source, (Figure 5 #74), and drain regions, (Figure 5 #73), in the semiconductor layer, (Figure 3 #47), wherein a conduction layer, (Figure 3 #93), is provided above the floating gate, (Figure 3 #56), and the conduction layer, (Figure 3 #93), entirely, (It would be obvious to one having skill in the art at the time the invention was made to view the conduction layer to entirely overlap the floating gate, because the functional gate area is the area directly above the channel region as seen in Figure 5), overlaps the floating gate, (Figure 3 #56).

8. Referring to claim 2, a semiconductor device having a non-volatile memory transistor, wherein the conduction layer, (Figure 3 #93), outwardly protrudes from an end of the floating gate, (Figure 3 #56), as viewed in a plan view, and a width of a portion of the conduction layer that outwardly protrudes from the end of the floating gate as viewed in a plan view is 0.5  $\mu\text{m}$  or smaller.

Note that the specification contains no disclosure of either the critical nature of the claimed dimensions or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Art Unit: 2826

9. Referring to claim 3, a semiconductor device having a non-volatile memory transistor, wherein a side end of the conduction layer, (Figure 3 #93), formed above the floating gate, (Figure 3 #56), and an end of the floating gate, (Figure 3 #56), are aligned with each other, (It would be obvious to one having skill in the art at the time the invention was made to view the conduction layer to entirely overlap the floating gate, because the functional gate area is the area directly above the channel region as seen in Figure 5).
10. Referring to claim 5, a semiconductor device having a non-volatile memory transistor, wherein the conduction layer, (Figure 3 #93), is electrically connected to the semiconductor layer, (Figure 3 #45).
11. Referring to claim 18, a semiconductor device having a non-volatile memory transistor, wherein the non-volatile memory transistor comprises a first circuit region, (Figure 1 #11), and wherein the semiconductor device further comprises a second circuit region, (Figure 1 #27), wherein the first circuit region, (Figure 1 #11), and the second circuit region, (Figure 1 #27), are formed in a sea of gates structure, (Figure 3 #55, 56, 57, 58, & 59).
12. Referring to claim 19, a semiconductor device having a non-volatile memory transistor, wherein the second circuit region, (Figure 1 #27), includes at least a logic circuit.
13. Referring to claim 23, a semiconductor device having a non-volatile memory transistor, comprising a semiconductor layer, (Figure 3 #45); a floating gate, (Figure 3 #56), disposed over the semiconductor layer, (Figure 3 #45), through a first dielectric layer, (Figure 4 #111), comprising a gate dielectric layer, (Figure 4 #111); a second dielectric layer, (Figure 4 #121), that contacts at least a part of the floating gate, (Figure 3 #56), and is capable of functioning as a tunneling dielectric layer, (Figure 4 #121); a control gate, (Figure 3 #82), formed over the second

Art Unit: 2826

dielectric layer, (Figure 4 #121); and one or more conduction layers, (Figure 3 #93), formed over the floating gate, (Figure 3 #56), the floating gate, (Figure 3 #56), including an upper surface, wherein a line normal to any portion of the upper surface will contact, (It would be obvious to one having skill in the art at the time the invention was made to view the conduction layer to entirely over lap the floating gate, because the functional gate area is the area directly above the channel region as seen in Figure 5), at least one of the one or more conduction layers, (Figure 3 #93), over the floating gate, (Figure 3 #56).

14. Referring to claim 24, a method for manufacturing a semiconductor device having a non-volatile memory transistor, comprising: forming a first dielectric layer, (Figure 4 #111), comprising a gate dielectric layer, (Figure 4 #111), on a substrate, (Figure 3 #45); forming a floating gate, (Figure 3 #56), over the gate dielectric layer, (Figure 4 #111); forming a second dielectric layer, (Figure 4 #121), that contacts at least a part of the floating gate, (Figure 3 #56), and is capable of functioning as a tunneling dielectric layer, (Figure 4 #121); forming a control gate, (Figure 3 #82), over the second dielectric layer, (Figure 4 #121); forming source, (Figure 5 #74), and drain regions, (Figure 3 #73), for in the semiconductor layer, (Figure 3 #45); and forming a conduction layer, (Figure 3 #93), above the floating gate, (Figure 3 #56), so that a portion of the conduction layer, (Figure 3 #93), is positioned vertically above the floating gate, (Figure 3 #56), where the portion of the conduction layer, (Figure 3 #93), overlaps the entire, (It would be obvious to one having skill in the art at the time the invention was made to view the conduction layer to entirely over lap the floating gate, because the functional gate area is the area directly above the channel region as seen in Figure 5), floating gate, (Figure 3 #56).



Art Unit: 2826

15. Referring to claim 28, semiconductor having a non-volatile memory transistor device comprising: a semiconductor layer, (Figure 3 #47); a floating gate, (Figure 3 #56), disposed over the semiconductor layer, (Figure 3 #45), through a first dielectric layer as a gate dielectric layer, (Figure 4 #111); a second dielectric layer, (Figure 4 #121), that contacts at least a part of the floating gate, (Figure 3 #56), and is capable of functioning as a tunneling dielectric layer, (Figure 4 #121); a control gate, (Figure 3 #82), formed over the second dielectric layer, (Figure 4 #121); and source, (Figure 4 #74), and drain regions, (Figure 5 #73), in the semiconductor layer, (Figure 3 #45), wherein a conductive material, (Figure 3 #93), is formed above the floating gate, (Figure 3 #56), and the floating gate, (Figure 3 #56), is entirely, (It would be obvious to one having skill in the art at the time the invention was made to view the conduction layer to entirely overlap the floating gate, because the functional gate area is the area directly above the channel region as seen in Figure 5), overlapped by the conductive material, (Figure 3 #93), as viewed in a plan view.

***Allowable Subject Matter***

16. Claim 11 is allowed.

17. Claim 26 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2826

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Victor A Mandala Jr. whose telephone number is (703) 308-6560.

The examiner can normally be reached on Monday through Thursday from 8am till 6pm..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (703) 308-6601. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

VAMJ  
9/30/03



NATHAN J. FLYNN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800